JP Patent Laid-Open Publication No. S61-32604

(51) Int. Cl.: H03B 5/32

(43) Published: 2.15.1986

Identification code A JPO file number 6749-5J

[Request For Examination] No [Number Of Claims] 1

- (54) TEMPERATURE COMPENSATION, TYPE ELECTRONIC TIMEPIECE
 - (21) Patent Appln. No. S59-154794
 - (22) Filed: 7.28.1984
- (72) Inventor: Yoshiyuki Terashima
 - 3-3-5 Owa, Suwa-shi, c/o Kabushiki Kaisha Suwa Seikosha
- (71) Applicant: Kabushiki Kaisha Suwa Seikosha
 - 2-4-1 Nishi-Shinjuku, Shinjuku-ku, Tokyo
- (74) Agent Patent attorney Tsutomu Mogami

SPECIFICATION

1. TITLE OF THE INVENTION

TEMPERATURE COMPENSATION TYPE ELECTRONIC TIMEPIECE

2. CLAIMS

Temperature compensation type electronic timepiece comprising: a highly accurate electronic timepiece having a temperature detected circuit, an A-D converter in which analog temperature information is converted into digital information, and a temperature information correction circuit for correcting the variance of the digital information; and

wherein the temperature compensation type electronic timepiece further having a storage circuit which supplies a corrected value to the temperature information correction circuit, a logical circuit which generates a first and a secondary coefficient for the output data of the temperature information correction circuit and temperature, a oscillation circuit varies frequency according to the output data of the logical circuit, and a frequency dividing circuit for performing logical speeding-up and slowing-down operation according to the another output data of the logical circuit.

3. DETAILED DESCRIPTION OF THE INVENTION

[TECHNICAL FIELD]

The present invention relates to a highly accurate electronic timepiece by correcting frequency deviations due to a temperature of a quartz-crystal oscillator.

[DESCRIPTION OF RELATED ART]

FIG. 1 shows a block diagram for a conventional temperature compensation type highly accurate timepiece circuit. An analog information in proportion to the temperature in a temperature detecting circuit 103 is converted into a digital information by an A-D converting circuit 104. Thereafter, the temperature detecting circuit has the variance respectively, which is corrected by a temperature information correction circuit. With 32 kHz quartz-crystal oscillator for the timepiece, since the secondary coefficient has greatly affect to the temperature, square circuit is formed by a pulse width modulation circuit 106 so as to vary the oscillation frequency of a crystal oscillation circuit.

However, since the temperature information is feedback to the oscillation circuit as they are to perform a large capacity switching, the circuit becomes not stable, therefore, the wide-range temperature compensation has been difficult. Also, in the crystal, since a tertiary characteristic to the temperature is included, when the temperature is equal to or more than the

normal temperatures with plus or minus 20 degrees, the frequency deviations is increased, even the secondary correction performed completely.

[PURPOSE OF THE INVENTION]

The purpose of the invention is to perform stable, wide-range temperature compensation without the above-described disadvantages.

[ABSTRACT]

FIG. 2 shows a block diagram according to the present invention. The analog output of a temperature detecting circuit 207 is converted into digital information by an A-D converting circuit 206. An error of the temperature detecting circuit and an error of the A-D converting circuit are added to the information, so it is corrected into digital data as to each integrated circuit chip. This corrected value is written in a storage circuit 202 composed of an EPROM (Erasable Programmable Read Only Memory) and so on temporarily, and the corrected data is stored in a primary and secondary correction circuit 203. After the data is converted on axial symmetry basis about the peak temperature of crystal, thereby, making primary and secondary corrections. The primary correction substitutes the tertiary correction. The high order 3-4 bits of the obtained binary data are led to a frequency dividing circuit 205 as they are to perform speeding-up and slowing -down operation. The low order bits is converted to the duty cycle of the output pulse as they are to perform switching a constant of capacity and a feedback resistor of an crystal oscillation circuit 204. By temperature compensation system, the highly accuracy under the wide-range of temperature can be kept when it is assumed that observed frequency would be an average value of the certain time (for example, 10 seconds).

[EMBODIMENT]

FIG.3 shows an embodiment according to the present invention. block 301, corresponded to a block 201 in FIG.2, is a temperature information The followings are respectively corresponded to FIG.2, correction circuit. that is, 302 (corresponded to 202) is a storage circuit, 303 (corresponded to 203) is a primary and secondary correction circuit of a quartz-crystal oscillator, 304 (corresponded to 204) is an oscillation circuit, 305 (corresponded to 205) is a frequency dividing circuit. With the output form the A-D converter, the cycle is in proportion to the temperature as shown in FIG. 4. When the output is inputted to presettable downcounters 306 and 307, signals having the pulse-width proportional to the numerical code defined in EPROM= 312 can be obtained. Here, by changing the numerical code, the inclination with respect to the temperature can be varied. At an AND gate 308, signals with 16 kHz and signals having pulse-width of (temperature) × (the numerical code) are added and the temperature information is converted into pulse number with 16 kHz. The signal is further led to the presettable downcounters consisted by 309-311 so as to perform the counting of the pulse number.

Here, the down-count is operated, the pulse number is adjusted to be 0 at the peak temperature of crystal (the peak temperature due to secondary characteristic of crystal) in EPROM 312. Further, as shown in FIG. 5, it is also adjusted to be the same temperature information at the point distant from the peak temperature by the same temperature.

Next, when it is assumed that this information is n, in the quartz-crystal oscillator primary, secondary correction circuit 303, n is converted into n (n + k) in the temperature higher than the peak temperature and n is

converted into n (n - k) in the temperature lower than the peak temperature as described below.

315 and 316 are program frequency dividing circuits. When the temperature information is n, they are operated as n frequency dividing circuits. In 319, both addition and subtraction of k are performed according to the output from a counter 311. Accordingly, 317 and 318 are operated as the frequency dividing circuits of (n + k) (n - k), in a comprehensive way, it is carried out an calculation of n (n + k), n (n + k). Since the square processing is performed in this calculation, original data is assumed to be m Thus, an AND gate 320 is provided for bit, it becomes 2m bits length. discarding the lower-order m bits and for taking out the higher-order m bits. The final data becomes as shown in Fig 6 and is converted into binary code to be stored in upcounters 321-324. the middle and lower-order bits obtained data controls feedback resistors 325 and 326 of the crystal oscillation circuit 304 as they are to change the gain and perform the adjustment of the output Also, the high-order 3-4 bits of the obtained binary data are led frequency. to the frequency dividing circuit 305 as they are to perform logical speeding-up and slowing-down operation.

Frequency - temperature characteristics by the present temperature compensation system is given by as following formula.

f =
$$\beta$$
 (T- θ MAX)² + r (T- θ MAX)³-A
A = N1 ×3.05×10-6 + N₂/2m ×3.05 ×10-6
Here,

 β : secondary temperature coefficient of quartz-crystal oscillator

r: tertiary temperature coefficient of quartz-crystal oscillator

Ni: high-order bit value of final corrected value

N2: low-order bit value of final corrected value

 θ MAX: peak temperature

[EFFECT]

As the effect of the present system, the following can be described. Firstly, by positively using a storage circuit, the increasing of area can be prevented compared with using the FUSE method. FAMOS (Floating-gate Avalanche injection Metal Oxide Semiconductor) is used as EPROM, and frequency dividing circuits provided inside are used for accessing these address. For this reason, when data is written into FAMOS, one high voltage applying terminals is enough by making last terminal to serve as the terminal.

Secondary, the primary correction substitutes a simply correction of tertiary temperature coefficient of the quartz-crystal oscillator. In a temperature in the range of θ_{MAX} with plus or minus 10 degrees, the tertiary temperature coefficient does not cause a problem, however, when the temperature in the excess of θ_{MAX} with plus or minus 20 degrees, the frequency deviations due to the tertiary coefficient is drastically increased. According to the present system, high accuracy can be maintained even over a wide range of temperature.

Thirdly, frequency is corrected in the crystal oscillation circuit and the frequency dividing circuit. When the frequency is corrected only in the crystal oscillation circuit, the large capacity switching is required, so that electric power consumption of the oscillation circuit is increased and switching noise is mixed, which causes the circuit to be unstable. Also, when the frequency is corrected by speeding-up and slowing-down operation only in the frequency dividing circuit, correction timing is equal to or more than 2-3 minutes, therefore, when it is applied as a timepiece body, the normal quartz tester can not be used. According to the present system, correction is

performed in the both circuits, so that stable oscillation circuit, high accuracy over a wide temperature range, and easy maintenance can be realized.

4. BRIEF DESCRIPTION OF THE DRAWINGS

FIG.1 is a block diagram of conventional highly accurate electronic timepiece circuit;

FIG.2 is a block diagram according to the present invention;

FIG.3 is a circuit diagram showing an embodiment according to the present invention;

FIG.4 is a diagram showing a characteristic of temperature sensor;

FIG.5 is a diagram showing an output characteristic of a temperature information correction circuit; and

FIG.6 is a diagram showing an output characteristic of first and secondary correction circuit of a quartz-crystal oscillator.

101, 204, 304.... crystal oscillation circuit

102, 205, 305... frequency dividing circuit

103, 207...temperature detecting circuit

104, 206...A-D converter circuit

105, 201, 301...temperature information correction circuit

106...pulse-width-modulation circuit

202, 302...storage circuit

203, 303...first and secondary correction circuit of quartz-crystal oscillator

306, 307, 309-311, 313,

314-318, 321-324, 330, 331.... flip-flop

308, 320...AND circuit

312...FAMOS

325, 326...MOS transistor

327...inverter

328...quartz-crystal oscillator

329...resistance

Patent Applicant Kabushiki Kaisha Suwa Seikosha

Agent Patent attorney Tsutomu Mogami




FIG. 1




FIG. 2




FIG. 3




FIG. 6

⑲ 日本国特許庁(JP)

① 特許出願公開

⑫ 公 開 特 許 公 報 (A)

昭61-32604

(a) Int Cl. 4. H 03 B 5/32 識別記号

庁内整理番号 A-6749-51 ❸公開 昭和61年(1986)2月15日

審査請求 未請求 発明の数 1 (全4頁)

❷発明の名称

温度補償形電子時計

②特 願 昭59-154794

纽出 願 昭59(1984)7月24日

砂発明 者

寺 島

养 幸

諏訪市大和3丁目3番5号 株式会社諏訪精工舎内 東京都新宿区西新宿2丁目4番1号

⑪出 願 人 株式会社諏訪精工舎

砂代 理 人 弁理士 最 上 務

明細

1. 発明の名称

温度補償形電子時計

2. 特許請求の範囲

発明の詳細な説明
技術分野 〕

本発明は水晶振動子の温度による周波数偏差を 補正して高精度の電子時計を実現するものである。 〔従来技術〕

第1 図に従来の温度補償形高精度時計回路のフレック図を示す。温度検知回路 1 0 3 で温度に比例したフナログ情報をA-D変換回路 1 0 4 でデジタル情報に変換する。その後温度検知回路はでのない。 温度情報補正回路では個々にバラッキを補正する。時計用 3 2 K H z の水晶振動・ストは温度に対して二次の係数が支配的であるため、イルス巾変調回路 1 0 6 で二乗回路を構成して水品発振回路の発振周波数を変化させていた。

ところが温度情報は発振回路に帰還されて大きな容量切換を行なうため、発振回路が不安定になり、広い温度範囲での補償が困難であった。また水晶には温度に対する三次特性が含まれ、完全に二次補正を行なったとしても、常温士 2 0 0 以上では周波数偏差が大きくなる。

(目的)

本発明はこれらの欠点を除去してより安定で広

範囲の温度補償を行なうものである。

〔概 要〕

第2図は本発明によるプロック図である。温度 検知回路 2 G 7 からのアナログ出力は A - D 変換 回路206でデジタル情報に変換される。この情 報は温度検知回路の誤差、A-D変換回路の誤差 が加算されるため、集積回路1チップずつデジタ ルデータに補正を行なう。この補正値は一旦EP ROM (Erasable Programmable Read Only Mamory)などで構成される記憶回路 2 02に書き込まれ補正されたデータは一次,二次 補正回路203で記憶される。水晶の頂点温度に 対して線対称に変換された後、一次,二次補正を 行なう。一次補正は三次補正の代用とする。ここ て得られたパイナリのデータの上位る~4ビット は、そのまま分周回路205に導き論理緩急を行 なう。下位数ピットはパルスの duty に変換して、 発振回路204の容量、帰選抵抗などの定数の切 換を行なう。これらの温度補償システムは周波数 をある時間(例えば10°秒)の平均値として観測

セッタブル・ダウンカウンタに導かれてパルス数 のカウントを行なう。

ここでダウンカウントを行なう際、頂点温度(水晶のもつ二次特性の頂点の温度)のときパルス数が0となるような調整をBPROM312で行なう。更に第5図に示すように頂点温度に対して同じ温度だけ離れると同一温度情報となるような調整も行なう。

したとき、広い温度範囲にわたって高い特度を保 つ。

(実施例)

第3図に本発明の実施例を示す。ブロック30 1 は第 2 図でのプロック 2 0 1 に対応し温度情報 補正回路である。以下それぞれ第2図に対応し3 0 2 (= 2 0 2) は記憶回路、 3 0 3 (= 2 0 3) は水晶振動子一次,二次補正回路、304(=2 0 4) は発振回路、3 0 5 (= 2 0 5) は分周回 路である。 A - D 変換器からの出力は第 4 図に示 したように周期が温度に比例している。この出力 をプリセッタブル・ダウンカウンタ306,30 7に入力すると、BPROM=312で設定した 数値コードに比例したパルス巾を持つ信号が得ら れる。ここでは数値コードを変化させることによ り温度に対する傾きを可変することができる。 ANDゲート308で16日と(温度) ×(数値コード)のパルス巾の信号は加算され、 温度情報は16KHzのパルス数に変換される。 この信号は更に309~311で構成されるブリ

トの長さになってしまう。このため下位 m ビットを切り捨て、上位 m ビットを取り出すように A N D ゲート 3 2 0 を 取ける。最終データは第 6 図のようになり バイナリコードでアップカウンタ 3 2 1 ~ 3 2 4 に 蓄積される。これらのデータ中下位数ピットは水晶発振回路 3 0 4 の帰還抵抗 3 2 5 , 3 2 6 を 制御して ゲインを変え、出力周波数の調整を行なう。また上位 5 ~ 4 ビットは分周回路 3 0 5 に 導き 動理 観念を行なう。

本温度補償システムによる周波数一温度特性は 次の式で与えられる。

 $f = \beta (T - \theta MAX)^{2} + r (T - \theta MAX)^{3} - A$ $A = N_{1} \times 3.05 \times 10^{-6} + \frac{N_{2}}{2m} \times 5.05 \times 10^{-6}$

β:水晶摄動子二次温度係数r: ε

・ここで、

N: : 最終補正値の上位ビット値 N: の下位 m ビット値 8 MAX : 頂点温度

特別昭61-32604(3)

〔効果〕

本ンステムの効果としては次のようなことが掲げられる。一つは記憶回路を積極的に使用したことにより、PUSE法を使用することに対して面積の増加がないことである。EPROMとしてFAMOS(Ploating-9ate Avalanche injection Metal Oxide Semiconductor)を使い、これらのアドレスをアクセスするものとして内部の分周回路を利用した。これのかとして内部の分周回路を利用した。アドレス設定はラスト端子を兼用すると、高電圧印加端子1個でよい

二つめは水晶振動子の三次温度係数を一次によって簡易補正を行なうことである。 θ μαx ± 1 0 ℃ ぐらいの温度範囲では特に三次係数は問題とならないが、 θ μαx ± 2 0 0 を越えると急激に三次係数による周波数偏差が大きくなる。本システムは広範囲の温度でも高精度を保つ。

三つめは周波数の補正を水晶発振回路と分周回路で行なうことである。水晶発振回路のみで周波

数補正を行なうと、大きな容量切換が必要で、発振回路の消費電流の増加、切換ノイズの混入など回路が不安定となる。また分周部だけで験理線急による周波数補正を行なうと、補正タイミングが2~3分以上となり、時計体とした場合通常のクォーンテスタが使用できない。本システムは両方に補正をかけることにより、より安定な発振回路、広温度範囲にわたる高精度化、さらに簡単なメインテナンスを実現している。

4. 図面の簡単な説明

第 1 図 **:**従来の高精度電子時計回路のプロック 図

第2図:本発明によるブロック図

第3図:本発明による実施例を示す回路図

第4図:温度センサの特性を示す図

第5図:温度情報補正回路出力特性を示す図第6図:水晶振動子の一次,二次補正回路の出力特性を示す図

101,204,304…水晶発振回路


- 1 0 2 , 2 0 5 , 3 0 5 … 分周回路
- 103,207…温度検知回路
- 1 0 4 , 2 0 6 ··· A D 変換回路
- 105,201,301…温度情報補正回路
- 106…パルス巾変欝回路
- 2 0 2 , 3 0 2 … 記憶回路
- 2 0 3 , 3 0 3 … 水晶振動子一次二次補正回路
- 306,307,309~311,313,
- 3 1 4 ~ 3 1 8 , 3 2 1 ~ 3 2 4 , 3 3 0 , 3 3
- 1 … … … フリップフロップ
- 308,320 ··· AND回路
- 3 1 2 ··· F A M O S
- 3 2 5 , 3 2 6 ··· M O S トランジスタ

出願人


代理人

- 3 2 7 … インバータ
- 3 2 8 … 水晶振動子
- 3 2 9 … 抵抗

以上株式会社諏訪特工会



第 1 図



-15-

特開昭61- 32604(4)

